Marc Greenberg of Cadence explains in an ARM TechCon Paper why DRAM Latency is Getting Worse: “The DDR core timing is staying relatively constant as measured in nanoseconds and thus is increasing when measured in clock cycles. The doubling of frequency and bandwidth while keeping DRAM core timing constant is achieved in DRAM by exploiting … Continue reading The DRAM Latency Problem and a Fix